

Figure 1




Figure 2a




Figure 2b




Figure 3




Figure 4a


410 ↘

0010100101000	001001000	01000	001001000	0010100101000
Upper bank Redundant column	Upper bank Redundant Row	Status Bits	Lower bank Redundant Row	Lower bank Redundant column
412 ↗	414 ↗	416 ↗	418 ↗	420 ↗

422 ↘

0010100101000	001001000	01000	001001000	0010100101000	0100
Upper bank Redundant column	Upper bank Redundant Row	Status Bits	Lower bank Redundant Row	Lower bank Redundant column	SubI/O Status Bits
					424 ↗

Figure 4b






Figure 5





Figure 6






Figure 8

Four Passes Algorithm in Order to Improve Results in the Case of Single Faults in the Row.




Figure 9


Variable	Mean	Standard Deviation	Minimum	Maximum
Age	34.2	10.5	22	55
Gender	0.5	0.5	0	1
Marital Status	0.7	0.5	0	1
Education	12.5	1.5	10	16
Income	3500	1500	1000	8000
Health	0.8	0.4	0	1
Smoking	0.3	0.5	0	1
Drinking	0.2	0.4	0	1
Exercise	0.5	0.5	0	1
Stress	4.5	1.5	1	7
Sleep	7.5	1.5	5	10
Appetite	8.5	1.5	6	10
Mood	6.5	1.5	4	10
Energy	7.5	1.5	5	10
Concentration	7.5	1.5	5	10
Memory	7.5	1.5	5	10
Emotion	6.5	1.5	4	10
Behavior	7.5	1.5	5	10
Thought	7.5	1.5	5	10
Feeling	6.5	1.5	4	10
Perception	7.5	1.5	5	10
Attention	7.5	1.5	5	10
Intuition	6.5	1.5	4	10
Imagination	7.5	1.5	5	10
Reasoning	7.5	1.5	5	10
Logic	7.5	1.5	5	10
Analysis	7.5	1.5	5	10
Synthesis	7.5	1.5	5	10
Evaluation	7.5	1.5	5	10
Comparison	7.5	1.5	5	10
Classification	7.5	1.5	5	10
Organization	7.5	1.5	5	10
Planning	7.5	1.5	5	10
Problem Solving	7.5	1.5	5	10
Decision Making	7.5	1.5	5	10
Communication	7.5	1.5	5	10
Interpersonal Skills	7.5	1.5	5	10
Teamwork	7.5	1.5	5	10
Leadership	7.5	1.5	5	10
Management	7.5	1.5	5	10
Organization	7.5	1.5	5	10
Planning	7.5	1.5	5	10
Problem Solving	7.5	1.5	5	10
Decision Making	7.5	1.5	5	10
Communication	7.5	1.5	5	10
Interpersonal Skills	7.5	1.5	5	10
Teamwork	7.5	1.5	5	10
Leadership	7.5	1.5	5	10
Management	7.5	1.5	5	10

[illegible]

1004→	Col_L	0	0	0	0	Col_H	0	0	0	0	1002↙
1008→	Row_L	0				Row_H	0				1006↙
1012→	Row 1	0				Row2	0				1010↙
1016→	En1	0				En2	0				1014↙

Start condition for BIRA registers

Figure 10




Col_L	0	0	0	0	Col_H	0	0	0	0
Row_L	0				Row_H	0			
Row1	0				Row2	0			
En1	1				En2	0			

Multiple errors in Row fix with Row1

Figure 11

202201438001




Col_L	0	0	0	0	Col_H	0
Row_L	0				Row_H	1
Row_1	0				Row2	0
En1	1				En2	0

↖ 1002 ↗

↖ 1006 ↗

Cover single error with column, register connectivity Row_H

Figure 12



Col_L	0	0	0	0	Col_H	0	0	1	0
Row_L		0			Row_H	1			
Row_1	0				Row2	0			
En1	1				En2	0			

1012 →

1016 →

1002 ←

1006 ←

Load content of previous signature into Registers

Figure 13

20320 "The Boot"

↙ 1032 ↘

	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
	<input checked="" type="checkbox"/>		
	<input checked="" type="checkbox"/>		

7 6 5 4



	<input checked="" type="checkbox"/>		
		<input checked="" type="checkbox"/>	
	<input checked="" type="checkbox"/>		

3 2 1 0

↖ 1048 ↗

↖ 1050 ↗

Col_L	0	0	1	0
Row_L		2		
Row 1		0		
En1		1		


↖ 1004 ↗
↖ 1008 ↗
↖ 1012 ↗

Col_H	0	1	0
Row_H		1	
Row2		0	
En2		0	

↖ 1002 ↗

Cover single error with column, register connectivity Row_L


Figure 14



Col_L	0	0	1	0	Col_H
Row_L	2				Row_H
Row 1	0				Row 2
En1	1				En2

Load content of previous signature into Registers

Figure 15



Col_L	0	0	1	0	Col_H	0	1	0	1002
Row_L	2	2	2	2	Row_H	1	1	1	1002
Row 1	0	0	0	0	Row2	4	4	4	1010
En1	1	1	1	1	En2	1	1	1	1014

Multiple errors in Row fix with Row2

Figure 16